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Abstract— Convolutional Neural Networks (CNNs) have shown a great deal of success in diverse application domains including 
computer vision, speech recognition, and natural language processing. However, as the size of datasets and the depth of neural 
network architectures continue to grow, it is imperative to design high-performance and energy-efficient computing hardware for 
training CNNs. In this paper, we consider the problem of designing specialized CPU-GPU based heterogeneous manycore 
systems for energy-efficient training of CNNs. It has already been shown that the typical on-chip communication infrastructures 
employed in conventional CPU-GPU based heterogeneous manycore platforms are unable to handle both CPU and GPU 
communication requirements efficiently. To address this issue, we first analyze the on-chip traffic patterns that arise from the 
computational processes associated with training two deep CNN architectures, namely, LeNet and CDBNet, to perform image 
classification. By leveraging this knowledge, we design a hybrid Network-on-Chip (NoC) architecture, which consists of both 
wireline and wireless links, to improve the performance of CPU-GPU based heterogeneous manycore platforms running the 
above-mentioned CNN training workloads. The proposed NoC achieves 1.8× reduction in network latency and improves the 
network throughput by a factor of 2.2 for training CNNs, when compared to a highly-optimized wireline mesh NoC. For the 
considered CNN workloads, these network-level improvements translate into 25% savings in full-system energy-delay-product 
(EDP). This demonstrates that the proposed hybrid NoC for heterogeneous manycore architectures is capable of significantly 
accelerating training of CNNs while remaining energy-efficient. 
Index Terms— System-on-chip, Deep learning, Manycore systems, Wireless communication, Energy-efficient computing, 
Heterogeneous Architectures, Network-on-Chip 
——————————      —————————— 
1 INTRODUCTION
eep learning techniques have seen great success in di-
verse application domains including speech processing, 
computer vision, and natural language processing [1]. While 
the fundamental ideas of deep learning have been around 
since the mid-1980s [2], the two main reasons for their recent 
success are: 1) the availability of large-scale training data; and 
2) advances in computing hardware to efficiently train large-
scale neural networks using this data.  
Deep learning refers to a class of machine learning algo-
rithms, where the goal is to train a non-linear function ap-
proximator represented as a neural network architecture 
with multiple layers of neurons by using input-output 
pairs of training data. In this work, we consider a special 
class of deep learning architectures, namely Convolutional 
Neural Networks (CNNs). CNNs are employed to learn hi-
erarchical representations of different modalities of raw 
data such as text, images, audio, and video. 
CNNs are composed of several layers. Essentially, each 
CNN layer implements an operator which takes a three-
dimensional data tensor as input and transforms it into a 
resultant three-dimensional data tensor. These CNN layers 
are then cascaded to implement a composite operation, 
where the first layer corresponds to raw input data and the 
result of the last layer corresponds to the predicted output. 
For example, in the digit classification task, the result of the 
last layer is a vector that contains output probability scores 
of different digit labels for a given input image.  
Mathematically, a CNN is a non-linear function whose 
parameters are represented by the weights or filters present 
in the intermediate CNN layers. The values of these 
weights are commonly learnt using an iterative training al-
gorithm called backpropagation (short for “backward prop-
agation of errors'') [2]. At each iteration of the backpropa-
gation algorithm, the CNN first computes the predicted 
output by forwarding a sample input through the network, 
employing the current set of weights (forward pass). Then, 
the gradient of the prediction error is computed and 
passed backwards through the network (backward pass). 
Finally, the weights of the network are updated using the 
gradient(s) from the prediction error through a variant of 
stochastic gradient descent (SGD) optimization [2].  
Training CNNs is a highly data- and compute-intensive 
task. It involves complex vector and matrix computations 
at each layer. Simultaneously, CNN training also exhibits 
a high degree of data parallelism. By exploiting this paral-
lelism, the above-mentioned operations associated with 
training CNNs can be significantly accelerated using GPU 
cores [3]. Indeed, GPU-based manycore platforms are the 
most preferred design choice to implement various neural 
network applications across both industry and academia. 
Caffe and TensorFlow are two key examples of frame-
works for deep learning targeted at GPU-based systems 
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[4][5]. Moreover, NVIDIA has recently introduced the 
DGX-1, a GPU-based supercomputer targeting Artificial 
Intelligence and Deep Learning applications and the Jetson 
TX2, a heterogeneous embedded system architecture, to ef-
ficiently handle deep learning applications.  
Aside from the high data parallelism, CNN training also 
involves high volumes of message transfers between the 
CPUs and GPU-accelerators, mainly due to the forwarding 
and storing of data between adjacent CNN layers [6][7]. In 
a discrete GPU system, the communication between the 
CPUs and GPUs is carried out via off-chip interconnects 
(e.g., PCIe) that exhibit high data-transfer latency and 
power consumption [6][8][9]. A heterogeneous single chip 
multiprocessor (CMP) where the CPUs and GPUs are in-
terconnected through the on-chip network will avoid such 
expensive off-chip data transfers. Hence, heterogeneous 
CMPs promise to be the most suitable option for efficient 
execution of CNN applications. 
We note that, conventional data centers and high-per-
formance computing (HPC) clusters are employed to solve 
deep learning applications. However, the design of data 
centers and HPC clusters is dominated by power, thermal, 
and area constraints. Hence, we envision a Datacenter-on-
Chip (DoC) architecture specifically targeting deep learn-
ing applications where the entire system, or a large part 
thereof, can be designed using heterogeneous manycore-
based single-chip architectures. It is well understood that 
with this massive level of integration, traditional Network-
on-Chip (NoC) architectures, e.g., mesh, tree, ring, cannot 
provide a scalable, low-latency, and energy-efficient com-
munication backbone, which is essential for solving the 
deep learning problems targeted in this work [10]. On the 
other hand, wireless NoC (WiNoC) can achieve energy–ef-
ficient and low-latency communication infrastructures for 
massive manycore chips [11][12]. It has been shown that 
the mm-wave based WiNoC outperforms conventional 
wireline NoC architectures in terms of achievable band-
width and energy dissipation [13].  Consequently, inspired 
by the successes of this WiNoC, in this work: 
• We explore heterogeneous (i.e., combination of CPUs 
and GPUs) systems combined with hybrid (i.e., combi-
nation of wired and wireless links) NoC architectures 
for deep learning. 
• We present a generic design methodology that can be 
instantiated for any combination of neural networks 
and application domains. 
• We evaluate the efficacy of our design methodology us-
ing two real-world CNN architectures, namely LeNet 
and CDBNet, performing image classification [14][15].  
• We demonstrate through rigorous experiments that the 
proposed NoC achieves 25% full-system Energy Delay 
Product (EDP) reduction while accelerating the training 
of CNNs by 15%.  
The remainder of the paper is organized as follows. In Sec-
tion 2, we present some of the related works and highlight 
our novel contributions. In Section 3, we provide an over-
view of the CNNs along with the computational perspec-
tive of CNN training process.  In Section 4, we present our 
generic heterogeneous NoC design methodology. In Sec-
tion 5, we discuss the experimental results to demonstrate 
the efficiency of the proposed NoC over the traditional 
wireline counterparts. Finally, Section 6 concludes the pa-
per by summarizing the findings and outlining future di-
rections of this work. 
2 RELATED WORK 
CNN technology has seen success in a wide-range of ap-
plications including computer vision (e.g., image classifica-
tion [16] and video classification [17]); speech processing 
[18]; natural language processing (e.g., text classification 
[19] and learning semantic representations for web search 
[20]); drug design [21]; and to represent policies and value 
functions for driving the Monte Carlo tree search approach 
employed in AlphaGO [22]. 
NoC-enabled homogeneous CMP architectures target-
ing neuroscience applications have already been explored. 
For instance, a massively parallelized CMP platform incor-
porating a customized NoC architecture was used to im-
plement spiking neural networks [23]. Multicast-aware 
mesh NoC architectures have been proposed for reconfig-
urable neural networks [24][25]. However, due to the 
highly data-parallelizable nature of the neural networks, 
these applications have already been demonstrated to be 
more efficient on discrete GPU systems rather than tradi-
tional multi-CPU CMPs [3][26]. The design of a commodity 
off-the-shelf system for HPC targeting deep learning was 
proposed recently [27]: a cluster of GPU servers with In-
finiband interconnects and a message-passing interface 
show promise over large CPU-only based systems. Re-
cently, the architecture of a machine learning “supercom-
puter” [26] that achieves higher performance and lower en-
ergy dissipation than a modern GPU-based system was 
also proposed. The system relies on a multichip design, 
where each node is significantly cheaper than a typical 
GPU while achieving comparable or higher number of op-
erations per unit time in a smaller package. A recent study 
characterized the performance of two popular CNN archi-
tectures (i.e., LeNet, CDBNet) on various embedded plat-
forms including FPGAs, DSPs, and GPUs [7]. The main 
limitation of [7] is that it mainly focuses on optimizing the 
software parallelization and mapping, without a detailed 
on-chip network analysis required for an efficient many-
core-based implementation.   
Prior works on discrete GPU platforms have focused on 
improving the system performance by enhancing their 
NoC architectures [28][29][30]. In a GPU system, processes 
executed in each GPU core are usually independent of the 
other GPUs’ processes, resulting in low inter-GPU commu-
nication [28]. Typically, GPUs only communicate with a 
few shared memory controllers (MC), causing a many-to-
few traffic pattern (i.e., many GPU cores communicating 
with a few MCs) [28][29][30]. In this case, MCs can poten-
tially become traffic hotspots and lead to performance bot-
tlenecks. Prior research demonstrated that suitable place-
ment of the MCs can help alleviate the associated traffic 
congestion [28][29]. To prevent traffic imbalance among 
the links, a checkerboard mesh NoC with a suitable routing 
strategy was recently proposed [28]. Applications running 
on GPUs tend to exhibit an asymmetric traffic pattern, 
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where the amount of communication from L1 to MC is 
usually lower than that from MC to L1 due to memory co-
alescing in GPU architectures [30]. This asymmetric nature 
further worsens the performance bottlenecks that are ex-
hibited under the many-to-few traffic pattern. To over-
come this issue, an asymmetric virtual channel partition-
ing and monopolization technique for discrete GPU NoCs 
was proposed [29]. The advantage of using a clustered 
mesh NoC (with four L1s per cluster) over non-clustered 
mesh and crossbar architectures (i.e., all L1s in a single 
cluster) for discrete GPU systems was demonstrated [30]. 
As explained above, training CNNs involves heavy 
CPU-GPU communication that is best suited for a NoC-en-
abled heterogeneous CPU-GPU CMP platform rather than 
a traditional discrete-GPU system with expensive off-chip 
CPU-GPU data transfers [9]. Due to the differences in the 
thread-level parallelism of CPUs and GPUs, the NoC em-
ployed for heterogeneous systems is expected to handle 
traffic patterns with varying Quality of Service (QoS) con-
straints [31]. CPUs are highly sensitive to the memory ac-
cess times and hence, communications involving CPUs re-
quire low-latency data exchanges. On the other hand, GPU 
communication demands high bandwidth [31]. Modern 
NoC designs for discrete GPU systems typically attempt to 
only maximize the overall bandwidth of the system. Con-
sequently, these NoC designs are unsuitable for heteroge-
neous CMP architectures incorporating multiple CPUs 
and GPUs on the same die. It has been shown that the 
shared memory resources in a heterogeneous system are 
often monopolized by the GPUs, leading to significant 
degradation in CPU memory access latency and high exe-
cution time penalties [32]. Hence, an efficient on-chip net-
work designed for heterogeneous CMPs should balance 
the inter-core traffic and comply with different QoS stand-
ards required for both CPU and GPU communications.  
The NoC design for CPU-GPU heterogeneous systems 
have yet to be studied thoroughly. A system-level discus-
sion regarding the NoC design for CPU-GPU heterogene-
ous architectures was presented recently [31]. However, 
this work only considered a ring interconnect that is 
known to be inefficient for large-scale systems. A wireless 
NoC was proposed for heterogeneous systems [33]. How-
ever, this work does not provide any detailed analysis of 
the on-chip traffic patterns and has not considered the na-
ture of traffic patterns that is inherent in CPU-GPU heter-
ogeneous platforms (e.g., many-to-few data exchanges) 
while designing the wireless NoC. A virtual channel parti-
tioning scheme was proposed to achieve low-latency CPU-
related memory accesses in the presence of largely latency-
insensitive GPU communication [34]. However, this strat-
egy can affect the GPU throughput due to the partitioning 
of physical resources. As we will explain later, our work 
employs dedicated wireless links for CPU-MC communi-
cation to avoid this network contention and hence, ensures 
a high GPU-MC throughput. 
Thus far, most of the NoCs targeting discrete GPU sys-
tems are based on conventional wired NoC architectures. 
The achievable performance benefit from the proposed 
strategies is restricted due to the inherent limitations asso-
ciated with these NoCs. Traditional wireline NoCs (such as 
mesh) use multi-hop, packet-switched communication 
that lead to high network latencies [10]. To overcome these 
limitations, small-world network-inspired wireless NoC 
architectures have been proposed [11][12]. Indeed, by em-
ploying a few long-range wireless shortcuts, these archi-
tectures enable low latency communication even among 
the computing cores that are physically far apart. Previous 
works [35][36][37] have already investigated the feasibility 
of the on-chip wireless communication. The viability of on-
chip wireless communication has been demonstrated 
through prototypes [13]. In addition, a recent study on 
emerging on-chip interconnects concluded that the Radio-
Frequency (RF) links, e.g., mm-wave wireless and surface-
wave interconnects, are more power and cost efficient than 
on-chip optical links [38]. Between the two RF intercon-
nects, on-chip wireless technology is more mature and 
fully CMOS compatible [12][38].  
While designing NoCs enabled by wireless links, it 
should be noted that the number of wireless interfaces 
(WIs) that can be added in a NoC is usually limited by 
number of factors. A couple of such factors are: (1) the na-
ture of the medium access control (MAC) protocol em-
ployed, and (2) the area and power overhead allowed for 
the addition of WIs. Hence, it is necessary to use innovative 
system architecture designs to harvest the full potential of 
wireless-enabled NoCs [39]. Towards this goal, in this 
work, we improve the state-of-the-art by presenting a hy-
brid (wireline + wireless) on-chip interconnection architec-
ture that can meet the communication demands uniquely 
present in a heterogeneous CMP platform consisting of 
both CPU and GPU cores. 
3 DEEP CONVOLUTIONAL NEURAL NETWORKS 
3.1 Overview  
CNNs usually perform prediction/classification tasks (e.g., 
finding the output probability scores of different class la-
bels for a given input image) where the inputs and the out-
puts are fixed size vectors. A typical CNN architecture con-
sists of a stack of alternating convolutional and pooling 
layers, followed by a fully-connected layer at the end. Fig. 
1 is a high-level conceptual diagram illustrating a CNN ar-
chitecture performing hand-written digit classification. 
Convolutional layer: Convolutional layers are the key 
building blocks of a CNN architecture and are comprised 
of sets of learnable filters (or kernels) that aim to transform 
a low-level representation (e.g., raw pixels of an image) 
into a high-level representation (e.g., edges/sections in the 
image). During the forward pass, each filter is convolved 
 
Fig.1. High-level overview of the CNN architecture for digit 
classification task. 
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by sliding over the input to generate a feature map. Con-
volutional layer computations are commonly followed by 
an element-wise non-linear activation function (e.g., Recti-
fied Linear Unit (ReLU) or sigmoid).  
Pooling layer: Typically, a pooling layer is employed be-
tween two convolutional layers. It aggregates the input 
representation succinctly using a max or average operator. 
The purpose of this aggregation is to reduce the volume of 
computations and parameters associated with the network 
and to avoid over-fitting. Pooling operations can also be 
seen as a spatial down-sampling of the input 3D tensor.  
Fully connected layer: At the end of the convolutional neu-
ral networks, all the outputs of the second to last layer 
(usually a convolutional or a pooling layer) are connected 
to the entire output vector, constituting a fully connected 
layer. Thus, the size of this layer, i.e., the number of neu-
rons, is equal to the number of output classes, e.g., ten in 
digit classification.  
Network weights: The weights or parameters of a given 
CNN architecture, W, correspond to the different filters at 
the convolutional layers and the weights of the fully con-
nected layer. It should be noted that the pooling layer does 
not have any parameters.  
Prediction with given weights: Given an input image x = 
[𝑥11, 𝑥12 , … ] and network weights W = [𝑤11, 𝑤12, … ], we 
propagate the input forward through the network sequen-
tially through all the layers to compute the output of the 
network: scores for each class; the highest scoring class is 
selected as the prediction. 
3.2 CNN Training Datasets  
In this work, we consider two of the most widely used im-
age recognition datasets, namely MNIST and CIFAR-10 
[40][41], and train suitable CNN architectures to perform 
the image classification tasks associated with these two da-
tasets. The MNIST dataset consists of handwritten digits 
(in greyscale) with 60,000 training and 10,000 testing sam-
ples. CIFAR-10 is an object recognition dataset consisting 
of color images containing one of 10 different object classes 
with 50,000 training and 10,000 testing examples. 
We have adopted the LeNet architecture [14] to solve 
the handwritten digit classification task using the MNIST 
database. This LeNet architecture consists of an input layer 
followed by two sets of alternating convolutional and max- 
pooling layers. These layers are then followed by a convo-
lutional layer, a fully connected layer, and finally, the out-
put layer. We have employed the Convolutional Deep Be-
lief Neural Network (CDBNet) architecture from ConvNet 
[15] to perform an image classification task using the 
CIFAR-10 dataset. CDBNet consists of three convolution 
layers followed by a local normalization layer, a max-pool-
ing layer, two average-pooling layers, and one fully con-
nected layer. We have shown the detailed layer configura-
tion of both LeNet and CDBNet in Table 1. 
The object classification task of CIFAR-10 is more com-
plex than the MNIST image recognition task as it involves 
colored images and ten different object classes. Hence, 
compared to LeNet that uses only 16 filters, CDBNet is 
more complex and employs 64 filters.  Moreover, unlike 
LeNet that uses max-pooling method for all pooling layers, 
CDBNet employs the average-pooling method for its sec-
ond and third pooling layers. 
3.3 Training CNNs 
Conventionally, the weights of a CNN are learned from a 
set of training data using the backpropagation algorithm. 
Given an input image x and weights W, we propagate the 
input forward through the network to compute the pre-
dicted output ?̂?. Given a set of 𝑇 training input-output 
pairs (𝑥𝑘, 𝑦𝑘), the weights of the network are learnt such 
that the error of the predicted outputs of the neural net-
work (as described above) is minimized.  
Typically, an iterative optimization training algorithm 
(backpropagation) is used to learn the network weights. At 
each iteration, for each input example 𝑥𝑘 from the training 
data, we make a prediction ?̂?𝑘 by making a forward pass 
through the network using the current network weights (as 
described above); we then compare the predicted output 
?̂?𝑘 with the correct output 𝑦𝑘. If there is an error, we at-
tempt to correct it by making a backward pass through the 
network, compute the gradient vector 𝛿𝑘, and perform a 
weight update using the cumulative gradient as follows: 
𝛿 =  ∑ 𝛿𝑘
𝑇
𝑘=1                              (1) 
𝑊 = 𝑊 +  𝜂𝛿                           (2) 
where 𝜂 is the learning rate and W is the weight vector cor-
responding to all network weights.  
It should be noted that during both the forward and 
backward passes, a lot of data parallelism exist in the com-
putations.  In fact, all the neurons in a CNN layer perform 
the same computation with different input and filter pa-
rameters. Hence, this data parallelism can be easily ex-
ploited using hardware accelerators (such as GPUs) to 
greatly accelerate CNN training.  
For both forward and backward passes, the convolu-
tional layers contain the most computationally expensive 
operations. Each convolution operation requires multiple 
dot products of the filter values and the sectional input vec-
tors. Standard implementations of the convolutional layer 
mainly involve matrix operations and therefore, leverage 
efficient libraries such as Basic Linear Algebra Subpro-
grams [42] for GPGPU-based systems. The activations at 
fully connected layer can also be computed using matrix 
multiplication.  
4 NOC FOR HETEROGENEOUS PLATFORM 
In CPU-GPU heterogeneous manycore architectures, the 
NoC primarily handles many-to-few communication pat-
terns. Each processing core (either a GPU or a CPU) in the 
system maintains its own L1 cache. The L1 caches mainly 
Table 1. Layer configurations for LeNet and CDBNet. Each entry 
includes the dimensions of the layer’s input and the dimensions of 
the kernel (excluded for the input column).  
Dataset 
(CNN) 
Input 1st conv 2nd conv Last conv 
MNIST 
(LeNet) 
33x33x1 29x29x16 
5x5 kernel 
11x11x16 
5x5 kernel 
1x1x128 
5x5 kernel 
CIFAR-10 
(CDBNet) 
31x31x3 31x31x32 
5x5 kernel 
15x15x32 
5x5 kernel 
7x7x64 
5x5 kernel 
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exchange data with a limited number of MC blocks and the 
volume of inter-GPU data-exchanges is negligible [28][30]. 
Each MC incorporates a Last Level Cache (LLC) and a 
mechanism to access the main memory. Fig. 2 illustrates a 
CPU-GPU heterogeneous architecture1 with four CPUs, 28 
GPUs, and four MCs. As shown in Fig. 2, in order to per-
form efficient many-to-few communication, several GPUs 
can be attached to a single router (concentration) [30].  
In a heterogeneous manycore platform, the QoS re-
quirements for the GPU-MC and CPU-MC communica-
tions vary from each other. The CPU-MC communications 
are primarily latency-sensitive, while the GPU-MC com-
munications are more throughput-sensitive [31]. In CPUs, 
waiting for memory accesses lead to stalled processor cy-
cles resulting in execution time penalties. On the other 
hand, GPU’s low-cost context switching makes them less 
susceptible to GPU-MC communication latency. However, 
each GPU core consists of multiple thread execution units, 
requiring large streams of data exchanges between the 
GPU and MC, leading to high throughput requirements 
[31]. Considering the above-mentioned facts, a NoC de-
signed for heterogeneous CPU-GPU systems must be opti-
mized to ensure that the CPU-MC communication latency 
is minimized while the overall NoC throughput is maxim-
ized. Hence, in this work, we consider these two objectives 
and jointly optimize them while designing the overall in-
terconnection architecture. 
4.1 Mesh NoC 
It was shown that on a mesh NoC for handling many-to-few 
communication patterns, placing the MCs closer to the 
middle rather than along the chip edges reduce traffic con-
gestion in the links and ensures better overall NoC 
throughput [29]. However, this mesh NoC was designed 
for a homogeneous GPU-based system. In the case of het-
erogeneous architectures, which is the focus of this work, 
we need to consider the placement of the CPU cores in ad-
dition to the placement of the MCs to achieve both low la-
tency CPU-MC communication and high NoC throughput. 
 
1It should be noted that the tile locations in this heterogeneous architec-
ture figure are just for illustration purposes. They are not optimized for any 
specific performance metric. 
However, as we will show in Fig. 8, even in a mesh opti-
mized for both CPU and MC placements, there exist a few 
links that are heavily utilized when compared to the rest of 
the links present in the NoC. During high traffic, such links 
will become bandwidth bottlenecks, negatively affecting 
the overall system performance. The presence of these 
bandwidth bottlenecks can be attributed to the many-to-
few communication pattern and the multi-hop nature of 
the mesh NoC architecture, which leads to high traffic ag-
gregation in the intermediate routers and links.  
To address the inherent multi-hop nature of mesh 
NoCs, the design of wireless NoCs (WiNoCs) have been 
proposed [11][12]. The salient feature of the WiNoC is that 
the wireless links establish single-hop shortcuts between 
physically distant cores, thereby improving the hop-count 
and subsequently, the latency, throughput, and energy dis-
sipation of the whole system. Hence, we aim to design a 
customized low hop-count WiNoC targeted for the heter-
ogeneous architecture under consideration.  
4.2 Proposed Hybrid NoC 
In this work, we propose a NoC architecture comprising 
both wireline and wireless links customized for the CPU-
GPU heterogeneous computing platform. We call this pro-
posed NoC a Wireless-enabled Heterogeneous NoC (Wi-
HetNoC). We intend to use dedicated single-hop wireless 
links between the CPUs and MCs. It has been already 
demonstrated in [12][35][39] that for multi-hop on-chip 
communication, mm-wave wireless links can achieve a 
lower EDP compared to a wireline link. Hence, we intend 
to use dedicated single-hop wireless links between CPUs 
and MCs. The GPU-MC communication is handled 
through a combination of wireline and wireless links that 
are tailored to the many-to-few traffic pattern. Aside from 
enabling low latency CPU-MC data exchanges, the use of 
dedicated wireless links for CPU-MC communication 
makes the WiHetNoC design agnostic of the CPU and MC 
placements, instantly fulfilling the CPU QoS requirements. 
This is because the wireless links guarantee direct single-
hop communication regardless of the physical distance be-
tween the transceivers as long as they are within the com-
munication range. We can then focus on fulfilling the GPU 
QoS requirements by maximizing the throughput of the 
WiHetNoC. We begin by creating the underlying wireline 
connectivity to optimize the GPU QoS through multi-ob-
jective optimization (MOO). Then, through careful place-
ment of wireless interfaces we create the final WiHetNoC 
architecture. Fig. 3 shows the overall design flow to create 
the WiHetNoC.  
4.2.1 Problem Formulation. 
In this section, the main problem we examine is the opti-
mization of the NoC link placement in CPU-GPU hetero-
geneous platforms that run deep learning applications. To 
identify potential bandwidth bottlenecks, we compute the 
expected utilization of each link in the NoC. 
For a NoC with 𝑅 routers and 𝐿 links, we can find 𝑈𝑘, 
 
Fig. 2. Illustration of a heterogeneous architecture incorporating 
CPUs, GPUs, and MCs.  Each tile contains a network router ena-
bling NoC interconnections. Because of L1 concentration, GPU 
tiles incorporate 4 GPU cores and 4 L1s in each tile.   
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the expected utilization of any link 𝑘 by using the follow-
ing equation:  
𝑈𝑘 = ∑ ∑ 𝑓𝑖𝑗𝑝𝑖𝑗𝑘
𝑅
𝑗=1 ,
𝑅
𝑖=1  𝑝𝑖𝑗𝑘 = {
1, 𝑖𝑓 𝑖, 𝑗 𝑐𝑜𝑚𝑚𝑢𝑛𝑖𝑐𝑎𝑡𝑒 𝑎𝑙𝑜𝑛𝑔 𝑙𝑖𝑛𝑘 𝑘
0,                           𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
 (3) 
where 𝑝𝑖𝑗𝑘  indicates which links are used for the commu-
nication from router 𝑖 to router 𝑗. The 𝑝𝑖𝑗𝑘  value can be 
found by using the network connectivity and NoC routing 
protocol. The value 𝑓𝑖𝑗 denotes the frequency of interaction 
between routers 𝑖 and 𝑗. It should be noted that these 𝑓𝑖𝑗 
values are not specific to any neural network (NN) layer of 
the NN architecture. Rather, the 𝑓𝑖𝑗 values are a represen-
tation of the many-to-few traffic pattern that is associated 
with the considered heterogeneous system.  
In our WiHetNoC, we establish the network connectiv-
ity such that both the mean link utilization (𝑈) and the 
standard deviation among the link utilizations (𝜎) are min-
imized. 𝑈 and 𝜎 can be determined as below, 
?̅? =
1
𝐿
 ∑ 𝑈𝑘
𝐿
𝑘=1 =
1
𝐿
 ∑ (∑ ∑ 𝑓
𝑖𝑗
𝑝
𝑖𝑗𝑘
𝑅
𝑗=1
𝑅
𝑖=1 )
𝐿
𝑘=1 =
 
1
𝐿
∑ ∑ (𝑓𝑖𝑗 ∑ 𝑝𝑖𝑗𝑘
𝐿
𝑘=1 )
𝑅
𝑗=1
𝑅
𝑖=1 =
1
𝐿
∑ ∑ 𝑓𝑖𝑗ℎ𝑖𝑗
𝑅
𝑗=1
𝑅
𝑖=1    
       (4) 
𝜎 = √
1
𝐿
∑ (𝑈𝑘 − 𝑈)2
𝐿
𝑘=1                                                    (5)         
Here, ℎ𝑖𝑗 denotes the minimum number of inter-router 
hops between routers 𝑖 and 𝑗 with the given network con-
figuration. Intuitively, ℎ𝑖𝑗 is equal to the total number of 
links used in the communication between router 𝑖 and 
router 𝑗.  
As it can be observed from the above equations, 𝑈 is di-
rectly proportional to the traffic weighted hop count (given 
by ∑ ∑ 𝑓𝑖𝑗ℎ𝑖𝑗
𝑅
𝑗
𝑅
𝑖 ). Thus, minimizing 𝑈 also minimizes the in-
ter-router hop count, leading to high network throughput. 
On the other hand, minimizing 𝜎 ensures that the link uti-
lizations in the WiHetNoC are well-balanced and free of 
bandwidth-bottlenecks. 
There are several constraints associated with establish-
ing the network connectivity, and hence, the overall prob-
lem can be formulated as a constrained optimization prob-
lem with the following parameters:  
Inputs : 𝑓𝑖𝑗 , R, L 
Outputs : Network connectivity, 𝑑∗ 
Objectives : 𝑑∗ = arg 𝑚𝑖𝑛𝑑∈𝐷 𝑓(𝑈(𝑑), 𝜎(𝑑)) (6) 
Subject to : 
1
𝑅
∑ 𝑘𝑟
𝑅
𝑟=1 ≤ 𝑘𝑎𝑣𝑔 (7) 
 : 𝑘𝑟 ≤ 𝑘𝑚𝑎𝑥, ∀𝑟 (8) 
 : 𝑓𝑢𝑙𝑙𝑦𝐶𝑜𝑛𝑛𝑒𝑐𝑡𝑒𝑑(𝑑∗) == 𝑡𝑟𝑢𝑒 (9) 
where 𝐷 is the set of all possible network configurations, 
𝑘𝑎𝑣𝑔 and 𝑘𝑚𝑎𝑥 are average and maximum router port 
count, 𝑘𝑟 is the router port count for router 𝑟, and 𝑑
∗ is the 
connectivity obtained from optimizing 𝑈 and 𝜎. 
𝑓𝑢𝑙𝑙𝑦𝐶𝑜𝑛𝑛𝑒𝑐𝑡𝑒𝑑(𝑑∗) returns true if there exists a path be-
tween all pairs of nodes in the given network 𝑑∗. This en-
sures each node can communicate with any other node. 
4.2.2 Optimizing Wireline Network Connectivity 
Since minimizing both 𝑈 and 𝜎 together is a MOO prob-
lem, and the full search space of (6), before constraints, is 
(𝑅∗(𝑅−1)
𝐿
), where R is the number of routers (one per tile) 
and L is the number of links. Searching this entire space for 
a realistic NoC involving many cores (64 cores for this 
work) to determine the global optima is clearly intractable. 
Additionally, ILP, MILP or any other LP solvers are not 
suitable for this problem since nether optimization objec-
tive is a linear function (average link utilization and vari-
ance, Eqns. 4 and 5). In this work, we employ Archived 
Multi-Objective Simulated Annealing (AMOSA) [43] to 
solve (6). AMOSA is a simulated annealing (SA) based al-
gorithm in which the optimization process is guided with 
the help of an archive of solutions. AMOSA is a widely-
used MOO algorithm that can find a near-optimal Pareto 
front for many applications [42]. Hence, we considered it 
as a suitable candidate MOO algorithm to solve the prob-
lem undertaken here. However, any other MOO method-
ology (i.e., genetic and evolutionary) can be employed to 
perform this optimization. Exploring such different MOO 
optimizations may help us in identifying the technique 
that has the fastest convergence time with comparable 
quality to AMOSA (identifying the fastest MOO algorithm 
may be essential to design large-scale heterogeneous sys-
tems). However, in this work, we mainly focus on creating 
a framework to design the wireless-enabled NoC for het-
erogeneous systems (using CNN training as a case study) 
by formulating and analyzing the necessary objectives and 
constraints. Hence, the exploration of the fastest MOO for 
heterogeneous architecture design is left for future work. 
In AMOSA, during each optimization step, a perturba-
tion is created in one of the archived solutions to generate 
a new configuration. Depending on the comparative qual-
ity of this new configuration over all solutions in the ar-
chive, AMOSA then updates the archive. Thus, on comple-
tion of AMOSA, we obtain a set of archived candidate con-
figurations.  
Since there is no structure enforced in the NoC connec-
 
Fig. 3. WiHetNoC design flow. Required input parameters and the objectives optimized in the creation of WiHetNoC are also shown.  
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tivity while using AMOSA (e.g., forced neighborhood con-
nectivity) and the traffic characteristics show highly imbal-
anced communication, the optimized NoC would gener-
ally follow an irregular connectivity. Therefore, we need to 
follow certain physical restrictions while establishing the 
link connectivity in this irregular WiHetNoC. First, we 
limit the average number of inter-tile communication ports 
per router (𝑘𝑎𝑣𝑔) in (7) to four so that the WiHetNoC does 
not introduce any additional router port overhead when 
compared to a conventional mesh. Next, we need to restrict 
the maximum number of ports in a router (𝑘𝑚𝑎𝑥) in (8) so 
that no router becomes unrealistically large. The MCs in a 
heterogeneous NoC are traffic hotspots with heavy vol-
umes of incoming and outgoing messages. Increasing 𝑘𝑚𝑎𝑥 
allows the number of router ports attached to an MC to in-
crease, and hence, improves the MC router bandwidth. 
However, high 𝑘𝑚𝑎𝑥 values can lead to large routers, which 
result in high network energy consumption. Moreover, 
large routers make the whole system highly vulnerable to 
failures. Consequently, we consider a Kmax range of four to 
seven. For each Kmax value, we create a candidate network 
set through AMOSA that minimizes the mean link utiliza-
tion and the standard deviation among the link utiliza-
tions. Then, among these candidate networks, we choose 
the network with the lowest EDP as the optimum wireline 
connectivity for the WiHetNoC (experimental results are 
shown later in Section 5).  
4.2.3 Wireless Link Placement 
As we illustrate in Fig. 4, the WiHetNoC designed follow-
ing the methodology described in Section 4.2.2 generally 
contains several long wireline interconnections. As these 
links are extremely costly in terms of power and delay, we 
employ wireless links operating in millimeter (mm)-wave 
and sub-THz range of 10-220 GHz to connect the routers 
that are separated by long distances. Since the CPUs are 
latency sensitive, CPU-MC communication is handled us-
ing dedicated wireless links. 
In practice, depending upon the available wireless re-
sources, we can only make a limited number of the longest 
links wireless, while the other links need to remain wire-
line. We use five non-overlapping channels centered 
around 30, 60, 90, 140 and 200 GHz. Each channel sustains 
a data rate of 16 Gbps for a communication range of at least 
20 mm. It should be noted that by using the current CMOS 
technology both the frequency range and number of chan-
nels could be increased further. However, the proposed 
design methodology presented in this work is oblivious to 
these physical design parameters, i.e., the number of wire-
less channels can be increased or decreased without modi-
fying the proposed algorithm. Using these five channels 
we overlay the wireline connectivity with the wireless 
links such that a few routers get an additional wireless 
port. The wireless ports have a wireless interface (WI) 
tuned to one of the five different frequency channels. 
Given the total number of WIs allowed (NWI), we use a 
WI placement strategy that focuses on minimizing traffic-
weighted hop-count [44]. Following this methodology and 
by varying NWI, we find both the optimum number of wire-
less interfaces and the best locations in the WiHetNoC. The 
optimum value of NWI is discussed later in experimental re-
sults and analysis section (Section 5).  
4.2.4 Components of the Wireless Interface 
The two principal components of a wireless interface are 
the antenna and the transceiver. WiHetNoC uses a metal 
zigzag antenna that has been demonstrated to provide the 
best power gain with the smallest area overhead [12]. A de-
tailed description of the transceiver circuit is out of the 
scope of this paper. However, the transceivers were de-
signed following the principles described in [11]. The wire-
less interface is completely CMOS compatible and no new 
technology is needed for its implementation. In the 28nm 
technology node, for data rates of 16 Gbps, wireless links 
dissipate 1.3 pJ/bit (18 mW power) over a 20mm commu-
nication range and each WI occupies 0.25𝑚𝑚2 area. 
4.2.5 Communication Protocols 
The proposed NoC principally has an irregular applica-
tion-specific topology and requires a topology-agnostic 
routing method. We follow the Adaptive Layered Shortest 
Path (ALASH) routing methodology [11]. ALASH is built 
upon the layered shortest path (LASH) algorithm [45]. The 
ALASH protocol improves the LASH layering function by 
considering the expected traffic patterns. We follow the 
priority layering function detailed in prior work [11]. Pri-
ority layering allocates as many virtual layers as possible 
to source-destination pairs with high traffic intensities. Ad-
ditionally, for any source-destination pair, a path contain-
ing a wireless link is enabled only when using the wireless 
path gives rise to lower latency than taking the wireline-
only path. More precisely, for each source-destination pair, 
the shortest path(s) are found first. If a path involving a 
wireless link is found to have a shorter length than the 
wireline-only path, this wireless path becomes an enabled 
path. These features improve message transfers under high 
traffic intensities by providing greater routing flexibility. 
As we discuss later in Section 5.1, the CNN computa-
tions induce an asymmetric proportion of reply and re-
quest packets (i.e., the MC-to-GPU traffic volume is usu-
ally much higher than the GPU-to-MC traffic volume). In 
order to efficiently handle this asymmetric traffic, we re-
quire an efficient wireless MAC protocol that can dynami-
cally allocate wireless bandwidth between MC-to-GPU 
 
Fig. 4.  Illustration of WiHetNoC Connectivity. 
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and GPU-to-MC data transfers, depending on the current 
instantaneous communication requirements. For this pur-
pose, we employ the distributed MAC protocol described 
in [44]. With this MAC, whenever a message wants to uti-
lize the wireless channel, the state of the wireless medium 
is first checked. If the wireless medium is free, a wireless 
request period takes place. Each request period consists of 
N slots, a dedicated slot for each of the N WIs sharing the 
same wireless channel. During each request period, every 
WI sharing the same wireless channel has the opportunity 
to request the wireless medium by broadcasting to the 
wireless channel an “on” signal (1) in its allocated slot. An 
off-signal/no-transmission (0) in a particular slot would in-
dicate that there is no request from the corresponding WI. 
For example, for a set of 4 WIs sharing a wireless channel, 
the request period has 4 slots (b3 b2 b1 b0). b0 represents WI 
0, b1 represents WI 1, and so on. If WI 2 wants to request 
the wireless channel, WI 2 broadcasts a 1 during b2 and lis-
tens for other requests during b0, b1, and b3.  After the re-
quest period, all WIs follow a simple fairness-based com-
mon node selection algorithm [44].  Following the execu-
tion of this node selection algorithm, one of the requesting 
WIs acquires the wireless channel and starts transmitting 
data packets. When the wireless channel is busy, the pack-
ets are re-routed via the wireline links. Hence, it should be 
noted that, irrespective of their actual utilization values, 
the wireless links are inherently congestion-free and can-
not become bandwidth bottlenecks; hence, the wireless 
channel utilization was not considered for the optimization 
formulation (Section 4.2.1). 
5 EXPERIMENTAL RESULTS AND ANALYSIS  
We utilize Gem5-gpu, a heterogeneous full system simula-
tor to obtain processor- and network-level information 
[46]. Gem5-gpu is a combination of two well-known simu-
lators: Gem5, a manycore CPU simulator and GPGPU-sim, 
a detailed GPGPU simulator. Gem5-gpu provides a cus-
tomizable interconnection model through the Garnet net-
work and supports inter-CPU-GPU cache coherence pro-
tocols [47].  
We have modified this Garnet network topology to im-
plement the WiHetNoC architecture. We employ Gem5-
gpu in the full-system simulation mode with default task 
mapping/scheduling provided in Linux. The exact pro-
cessing element composition can be optimized, but it is 
highly dependent on the specific deep learning architec-
ture (i.e., input data size, network depth and number of 
classes) and the software implementation of the deep 
learning framework. However, since the proposed optimi-
zation methodology uses traffic characteristics and 
knowledge of the CPU and GPU traffic requirements, our 
proposed methodology can be used for any composition of 
CPUs/GPUs/MC/s and system size. Hence, without loss of 
generality, in this work, we consider a heterogeneous ar-
chitecture with 56 GPUs, 4 CPUs, and 4 MCs for our exper-
imental analysis. This gives rise to a system size of 64 tiles, 
which are arranged in an 8 × 8 grid configuration. In the 
full-system simulations we consider NVIDIA Maxwell-
based GPU cores and standard x86 CPU cores. We consider 
the MESI two-level cache coherence protocol. Each CPU 
and GPU streaming multiprocessor (SM) is allocated pri-
vate L1 data and instruction caches. The considered 
memory system also incorporates four LLCs that are 
shared among all the CPUs and SMs. Table 2 provides de-
tailed configurations of the architecture considered in this 
work. We limit the number of NoC links to be the same as 
a conventional mesh architecture so that our NoC does not 
introduce additional area overhead. We use GPUWattch to 
obtain detailed processor power profiles from the Gem5-
gpu statistics [48]. 
We use the three-stage router microarchitecture for all 
NoCs under consideration. The delay of each stage is con-
strained within one NoC clock cycle (2.5 GHz). For routers 
with more than four inter-tile router ports, the output arbi-
tration has an additional pipeline stage that takes one clock 
cycle. This is accounted for when determining the latency 
and energy of the proposed NoC architectures. 
5.1 Analysis of On-Chip Traffic Patterns   
In this section, we analyze the nature of the on-chip traffic 
patterns generated by training LeNet and CDBNet on the 
considered heterogeneous manycore platform  
Since each layer of any CNN involves unique computa-
tion patterns and memory requirements, the volume of the 
on-chip traffic varies from one layer to another. Therefore, 
to capture the effects of these distinct traffic patterns, we 
Parameters Configuration 
GPU Core clock 
GPU Private L1 I cache 
GPU Private L1 D cache 
1.5GHz 
64kB 
64kB 
CPU Clock 
CPU Private L1 I cache 
CPU Private L1 D cache 
2.5GHz 
64kB 
64kB 
Shared L2 cache size 
DRAM 
1MB per MC 
3GB 
Table 2. System configurations 
 
Fig. 5. Message injection rate for training the (a) LeNet and (b) CDBNet (normalized with respect to the highest injection rate layer). 
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will individually present the NoC-level experimental re-
sults for each convolutional (denoted as C), pooling (de-
noted as P) and fully-connected layer (denoted as F). We 
compare the network traffic intensity (measured in num-
ber of flits injected per second) associated with each neural 
network layer in Figs. 5(a) and (b). From these figures, it is 
clear that for both LeNet and CDBNet, and for both for-
ward and backward passes, the convolutional layers ex-
hibit high injection rates followed by pooling layer while 
the fully connected layer exhibits the lowest injection rate. 
Another important characteristic that we have observed 
is the asymmetric nature of the on-chip traffic patterns. The 
volume of GPU-to-MC traffic in heterogeneous systems is 
usually lower than the MC-to-GPU traffic volume [30]. 
Moreover, the CNN applications involve the execution of 
numerous consecutive compute-kernels2. Each compute-
kernel involves a different ratio of input and output 
memory requirements as implied in Table 1. As it can be 
seen from Figs. 6(a) and (b), the variation in the input and 
output data volumes further adds to the asymmetry exhib-
ited between the incoming and outgoing MC traffic for the 
CNN layers.  
Apart from the similarity in injection rates and traffic 
asymmetry, we have also observed in Fig. 6 that the NoC 
traffic consistently follows the many-to-few, across all lay-
ers of the CNN computation for both LeNet and CDBNet 
architectures. The main source of the many-to-few traffic 
 
2 Each kernel corresponds to a particular CNN layer. 
come from traffic moving to/from the MCs (the GPUs and 
CPUs greatly outnumber the MCs). This type of traffic 
makes up 93% for LeNet and 89% for CDBNet of the total 
traffic across all the CNN layers.  
We also consider the temporal locality of the memory 
access for two representative CNN layers, namely, convo-
lution and pooling, for LeNet (CDBNet exhibits similar be-
havior). It is clear from the Figs. 7(a) and (b) that in both 
layers many GPU cores transmit/receive data at the same 
time. In such situations, the network resources will be mo-
nopolized by GPU traffic, leading to significant degrada-
tion in CPU-MC communication latency. This demon-
strates the need for single-hop shortcuts between the CPU 
and MC tiles. As mentioned in Section 4, we resolve this 
problem by employing dedicated wireless links between 
CPUs and MCs. 
 From these discussions, it is clear that both the consid-
ered CNN architectures give rise to very similar on-chip 
traffic patterns. Hence, by optimizing a NoC to efficiently 
handle the many-to-few and asymmetric nature of the on-
chip data transfers, it is possible to design a single hetero-
geneous manycore architecture for implementing CNN 
computations.  
5.2 Mesh NoC Link Utilization Characterization  
In this section, we analyze the link utilization characteris-
tics of the conventional wireline mesh NoC architecture 
  
Fig. 6 Traffic breakdown for each layer of the (a) LeNet and (b) CDBNet CNNs. The graphs aggregate the CPU and GPU traffic (collec-
tively referred to as “Core”) to emphasize the heavy many-to-few traffic and the asymmetric nature of the traffic to/from the MCs for 
training CNNs. 
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Fig. 7. Snapshot of the memory access temporal locality during the forward pass of (a) convolution and (b) pooling layers running LeNet 
on the proposed heterogeneous architecture. Each dot represents receiving/transmitting data from/to the memory controllers. For instance, 
the dot at (10000, 3) indicates that CPU3 communicated with an MC at time 10000. Similar patterns are observed during subsequent itera-
tions of these layers. 
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running the considered CNN applications.  
Following the discussions in Section 4, for a mesh NoC 
with a given number of tiles, we first identify the positions 
of the CPUs and MCs such that the CPU-MC communica-
tion latency is minimized while the overall NoC through-
put is maximized to enable efficient GPU-MC data ex-
change (under the many-to-few communication pattern).  
Following [49], we employ the AMOSA algorithm (men-
tioned in Section 4.2.2) to determine the optimal positions 
of CPUs, GPUs, and MCs in a mesh NoC to jointly opti-
mize CPU-MC communication latency and the overall 
NoC throughput. Fig. 8 shows the core types and interest-
ing link utilization behaviors in the central section of the 
final optimized mesh NoC.  All link utilizations are nor-
malized with respect to the mean link utilization. We can 
observe from Fig. 8 that in the optimized mesh NoC, the 
MCs and CPUs are clustered in the middle so that the CPU-
MC communication latency is minimized. Moreover, plac-
ing the MCs closer to the middle ensures that handling of 
GPU-MC traffic is distributed among multiple MC ports, 
leading to higher NoC throughput.  
Also, in Fig. 8, it is evident that even in this optimized 
NoC, a few links are more heavily utilized when compared 
to the rest of the links. In a previous work [49], it was 
demonstrated that links associated with MCs have nearly 
500% higher traffic density than the overall average link 
utilization for the Rodinia backpropagation benchmark 
[50]. However, this backpropagation benchmark is much 
simpler than the workloads addressed in this work and 
only employs a single NN layer. For the LeNet and CDB-
Net computations considered in this work, the incoming 
vertical and outgoing horizontal links associated with the 
MCs have up to 600% and 700% higher traffic densities 
than the overall average respectively. These results can be 
attributed to the fact that the on-chip communications in-
volved with the LeNet and CDBNet applications exhibit a 
high degree of asymmetric traffic and is many-to-few in 
nature (Figs. 6 and 8). When such traffic is handled using 
the traditional XY routing mechanism in mesh NoCs, the 
link utilizations become highly skewed.  
In order to alleviate the traffic congestion caused by ag-
gregation of traffic along the mesh NoC links, one can also 
adopt a combination of minimal XY and minimal YX rout-
ing as proposed in [29]. However, such an approach cannot 
eliminate the bandwidth bottlenecks from the optimized 
mesh NoC under the heterogeneous computing induced 
traffic patterns. To elaborate more, Fig. 9 shows the aver-
age traffic-weighted hop-count and the standard deviation 
among the link utilizations for the following NoC configu-
rations: optimized mesh and four different WiHetNoC 
candidate architectures (these WiHetNoC candidates are 
explained later in detail). As it can be observed from Fig. 9, 
when compared with WiHetNoC candidates, both the 
standard deviation and the traffic-weighted hop-count of 
the optimized mesh NoC are at least 2× higher. This indi-
cates the presence of traffic hotspots that can lead to band-
width bottlenecks.  
It can be observed from Fig. 8 that in the optimized 
mesh NoC, since the MCs are placed around the CPU clus-
ter, the CPU tile routers also act as intermediate routers 
forwarding the GPU-MC traffic. With continuous streams 
of data flowing from MCs towards GPUs, the above-men-
tioned traffic forwarding causes traffic congestion in the 
CPU tile routers, leading to an undesired increase in the 
CPU-MC communication latency. To resolve this issue, the 
MCs can be placed away from the CPUs such that the CPU 
tiles are not involved in the GPU-MC traffic forwarding. 
However, due to the lack of long-range shortcuts in mesh 
NoC, placing the MCs away from the CPUs increases the 
number of hops required for CPU-MC communication 
leading to network latency penalties. Hence, our target is 
to design an application-specific heterogeneous NoC ar-
chitecture with suitable long-range shortcuts to improve 
both CPU-MC latency and the overall NoC throughput. 
Since the wireless links make the CPU-MC latency agnostic 
of their placements, we keep the CPUs at the center of the 
system and distribute the four MCs to the center tiles in 
each of the four quadrants of the system. All the other tiles 
are occupied by the GPU cores surrounding the CPUs and 
MCs. The whole system is then integrated using the Wi-
HetNoC framework. In the following section, we deter-
mine the various network parameters of this WiHetNoC.    
 
Fig. 8. The central 6×5 portion of the optimized Mesh NoC indicat-
ing the link utilizations and the locations of CPUs and MCs for Le-
Net computations. All link utilizations are normalized with re-
spect to the mean link utilization.  The red arrows indicate the 
bandwidth bottlenecks whose utilization is at least 100% more 
than the mean. 
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Fig. 9. Traffic-weighted hop count and standard deviation among 
the link utilizations for the optimized mesh (denoted as OPT) and 
WiHetNoCs (for each considered Kmax). For mesh NoCs we show 
the results for both XY and XY+YX routing schemes. 
0
0.2
0.4
0.6
0.8
1
XY opt XY + YX
opt
Kmax=4 Kmax=5 Kmax=6 Kmax=7
Mesh WiHetNoC
Traffic weighted hop count
standard deviation among link utilization
AUTHOR ET AL.:  TITLE 11 
 
5.3 Determining WiHetNoC Parameters 
In this section, we determine the overall architecture and 
the network parameters of WiHetNoC.  
5.3.1 Router Port Upper Bound  
In the WiHetNoC design process, we first find the opti-
mum value of 𝑘𝑚𝑎𝑥 (maximum number of inter-tile com-
munication ports in a router). As we discussed in Section 
4.2.2, we start with a 𝑘𝑚𝑎𝑥 range of 4 to 7. For each 𝑘𝑚𝑎𝑥 
value we use the above-mentioned AMOSA optimization 
to find a final candidate solution set. Fig. 10 shows the 
mean link utilization (𝑈) and the standard deviation 
among the link utilizations (𝜎) for all the solutions in the 
final candidate set corresponding to each 𝑘𝑚𝑎𝑥 value. All 
the values in this figure are normalized with respect to the 
final WiHetNoC configuration. As it can be observed from 
the graph, as the 𝑘𝑚𝑎𝑥 value is increased, the 𝑈 and 𝜎 val-
ues decrease. This happens because for higher 𝑘𝑚𝑎𝑥 values, 
more inter-router connections are allowed in each MC, 
leading to lower average hop counts between GPUs and 
the MCs. However, Fig. 10 shows diminishing gains in hop 
count and link utilization standard deviation reductions 
with increasing 𝑘𝑚𝑎𝑥 and there is no gain in exploring be-
yond 𝑘𝑚𝑎𝑥 = 7. As explained in Section 4.2.2, the final Wi-
HetNoC wireline connectivity is identified from the candi-
date networks by comparing their network Energy-Delay-
Products (EDP). Average message latency and energy are 
used in this EDP computation.  Fig. 11 shows the EDPs of 
the optimal networks corresponding to each 𝑘𝑚𝑎𝑥, (thus a 
total of four optimal networks are shown corresponding to 
𝑘𝑚𝑎𝑥 values ranging from 4 to 7). From Fig. 11 it is evident 
that the optimal value for 𝑘𝑚𝑎𝑥 is 6. Beyond this value of 
𝑘𝑚𝑎𝑥, the EDP worsens due to higher router energy con-
sumptions without significant gains in network latency 
and hop count. In addition to our comments in Section 5.2, 
Fig. 9 demonstrates the network characteristics for the four 
optimal WiHetNoC architectures (for the four considered 
𝑘𝑚𝑎𝑥 values), showing an inflection point specifically for 
the standard deviation at 𝑘𝑚𝑎𝑥 = 6. Hence, we select the 
network corresponding to 𝑘𝑚𝑎𝑥  = 6 as the optimal wireline 
connectivity for WiHetNoC. 
5.3.2 Number of WIs 
Next, we identify the number of WIs needed for the GPU- 
MC communication in the WiHetNoC architecture. As 
mentioned earlier, we are able to create five non-overlap-
ping channels. We dedicate one channel to achieve single-
hop CPU-MC communications. Hence, four wireless chan-
nels are available for GPU-MC communication.  
Fig. 12 shows the variation in EDP and wireless utiliza-
tion observed with varying WI counts. The wireless utili-
zation parameter represents the percentage of total mes-
sages that are using the wireless channels. As observed 
from this figure, the EDP initially reduces as the WI count 
increases: higher number of wireless shortcuts improves 
the wireless utilization and hence, lowers the overall net-
work latency. However, beyond a WI count of 24, with 
more than six WIs allocated on a single wireless channel, 
the MAC overhead (and hence, the channel access latency) 
and, therefore, the network EDP starts to increase [44]. 
Hence, in our WiHetNoC, we employ 24 WIs for GPU-MC 
communication (four channels are used with six WIs oper-
ating on each channel). Fig. 13 shows the effects of adding 
wireless channels for GPU-MC communication on the per-
formance of the WiHetNoC. With increasing number of 
wireless channels, the amount of data using wireless me-
dium increases and the overall EDP improves. However, 
the enhancement in wireless utilization and subsequent 
improvement in EDP slows down beyond a certain num-
ber of wireless channels. For the 64-tile system size, in-
creasing the number of wireless channels beyond 4 does 
not enhance the system performance noticeably as the op-
portunity for more wireless utilization diminishes.  
Since each WI transceiver occupies an area of 0.25mm2, 
 
Fig. 12. EDP and Wireless utilization for various WI counts. 
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Fig. 10. Normalized traffic-weighted hop count and standard devi-
ation among the link utilizations of various candidate wireline 
configurations for WiHetNoC (Kmax values ranging from 4 to 7). 
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Fig. 11. Variation in network EDP for different router port upper 
bounds (Kmax). 
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the addition of 24 WIs introduce a total of 1.82% silicon 
area overhead for a die with dimensions of 20 mm×20mm.  
5.3.3 Characteristics of WiHetNoC  
Fig. 14 compares the CPU-MC communication latency and 
overall network throughput achieved with the optimized 
WiHetNoC against the optimized mesh (explained earlier 
in Section 5.1). From this graph, we can observe that Wi-
HetNoC achieves both higher NoC throughput and lower 
CPU-MC communication latency than the optimized mesh 
NoC (while requiring a similar implementation overhead). 
The WiHetNoC improves the throughput by a factor of 
two compared to the optimized mesh configuration. This 
demonstrates the effectiveness of the proposed methodol-
ogy in designing NoC architectures for heterogeneous 
platforms with many-to-few communication patterns. 
In Fig. 15, we show the Cumulative Distribution Func-
tion (CDF) of the link utilizations for the WiHetNoC and 
the optimized mesh NoC with XY+YX routing scheme (de-
noted as Mesh_opt). The utilizations in this figure are nor-
malized with respect to the mean link utilization observed 
in Mesh_opt (U = 1 represents this mean utilization). It is 
clear from Fig. 15 that, 20% of the Mesh_opt NoC links 
have at least 2x higher utilization compared to the mean 
utilization. In addition, more than 90% of WiHetNoC links 
fall under the mean link utilization of the mesh NoC. Gen-
erally, when compared to Mesh_opt NoC, the WiHetNoC 
CDF curve is shifted left indicating a reduction in the over-
all link utilizations, which is obtained through lowered in-
ter-router hop counts. Moreover, as shown in Fig. 15, un-
like Mesh_opt, WiHetNoC has no links with very high uti-
lizations (no links with U > 2). Thus, WiHetNoC greatly re-
duces bandwidth bottlenecks.  
Aside from avoiding the wireline bandwidth bottle-
necks, the WiHetNoC is also highly suitable in handling 
the asymmetric traffic patterns that arise from heterogene-
ous CNN training computation. By using the distributed 
MAC protocol (explained in Section 4.2.5), the WiHetNoC 
enables efficient dynamic allocation of wireless bandwidth 
for MC-to-Core (both CPU and GPU cores) and Core-to-
MC data transfers, depending on the instantaneous com-
munication requirements. This is further corroborated by 
Figs. 16 (a) and (b), which compare the ratio between the 
MC-to-Core and Core-to-MC data transfers that utilize the 
on-chip wireless interfaces. It is evident that the wireless 
utilization aligns well with the asymmetry ratios shown 
earlier in Fig. 6. This proves that the WiHetNoC is inher-
ently capable of performing efficient dynamic bandwidth 
allocations as per the communication requirements.  
5.4 NoC Performance Evaluation 
In this section, we compare the performance of the Wi-
HetNoC and the optimized mesh NoC for running the 
CNN training applications considered in this work. In this 
comparative performance evaluation, we also consider the 
HetNoC: a wireline-only architecture that replaces all of 
WiHetNoC’s wireless links with pipelined long-range 
metal wires. 
We first present the network-level analysis showing 
both the latency and message EDP (energy delay product 
per message). Figs. 17 (a-b) and 18 (a-b) show the network 
latency and EDP, respectively, of WiHetNoC and HetNoC, 
with respect to the optimized mesh configuration for each 
layer of LeNet and CDBNet. For LeNet, on an average, the 
HetNoC reduces the network latency and EDP by 23% 
(22% for CDBNet) and 44% (42% for CDBNet) respectively, 
when compared to the mesh NoC. With the use of long-
range shortcuts between physically remote nodes, the 
HetNoC enables a lower average hop count than the opti-
mized mesh NoC, and hence, achieves significant reduc-
tions in intermediate flit counts. However, as we stated in 
Section 4.2.3, the long wireline links of the HetNoC suffer 
 
Fig. 16. Asymmetric nature of WI utilization for training the (a) LeNet and (b) CDBNet. 
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Fig. 14. CPU-MC communication latency and overall NoC through-
put for optimized mesh NoC and the optimized WiHetNoC. 
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Fig. 15. Cumulative Distribution Function (CDF) of link utiliza-
tions for the WiHetNoC, and optimized mesh architectures. 
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from high link latency and energy consumption. In the Wi-
HetNoC architecture, many of these long-range wireline 
links are replaced with energy-efficient wireless links, and 
hence, WiHetNoC enables 24% more latency improvement 
for both LeNet and CDBNet and 30% and 28% more EDP 
improvement in average for LeNet and CDBNet respec-
tively, when compared to the HetNoC. From Fig. 17 (a-b), 
it is evident that the WiHetNoC achieves 41.8% and 42% 
lower network latency on an average for LeNet and CDB-
Net respectively compared to the mesh architecture. In ad-
dition, as shown in Fig.18 (a-b), WiHetNoC also saves the 
EDP by 60% and 58% on an average for LeNet and CDBNet 
respectively, compared to the same mesh NoC. 
From Figs. 17(a-b) and 18(a-b) we can also observe that 
the achieved WiHetNoC gain varies from one CNN layer 
to another. Layers that exhibit high traffic intensities (lay-
ers P1, C2 and P2 in Fig. 5(a)) benefit more from the ad-
vantages provided by the WiHetNoC and hence achieve 
more latency and EDP improvement (over mesh in Figs. 17 
and 18) than the layers that involve low injection rates (lay-
ers F1 and F2 in Fig. 5(a)). The fully connected layers show 
the lowest injection rate, and most of the NoC traffic in this 
layer is exchanged between CPU and MCs. For this case, 
the optimized mesh can handle the CPU-MC traffic with-
out creating noticeable bottleneck as MCs are placed closer 
to the CPUs when compared to CNN layers with higher 
injection rates. Therefore, as shown in Figs. 17 (a-b) and 18 
(a-b), the achievable performance gain of WiHetNoC is 
lower for the fully connected layers when compared to that 
of the convolutional layers. 
5.5 Full-System Performance Evaluation 
In this subsection, we compare the overall application exe-
cution time and the full-system EDP for the optimized 
mesh, HetNoC, and WiHetNoC interconnected manycore 
platforms. Fig. 19 shows the execution time and full-sys-
tem EDP for WiHetNoC and HetNoC, with respect to the 
optimized mesh architecture for both CNN training appli-
cations. The HetNoC achieves 8.1% and 8% execution time 
improvement for CDBNet and LeNet respectively over the 
mesh while the WiHetNoC shows 13.1% and 13.2% im-
provement for CDBNet and LeNet respectively over the 
mesh NoC. The dedicated wireless channel for CPUs on 
the WiHetNoC enables a highly efficient data transfer be-
tween CPUs and MCs. Also, the use of wireless shortcuts 
helps in achieving high-bandwidth and low-latency GPU-
MC communications. These benefits translate to a 25% full-
system EDP reduction with WiHetNoC for both CDBNet 
and LeNet, when compared to the optimized mesh NoC. 
6 CONCLUSIONS AND FUTURE WORK 
The computation patterns arising from training CNNs can 
be efficiently handled by a single-chip heterogeneous 
manycore platform. Conventional NoC architectures, such 
as mesh, are unable to handle the contrasting communica-
tion requirements imposed by CPUs and GPUs.  
In this paper, we have proposed the design of a hybrid 
 
Fig. 19. Normalized execution time and full system EDP for train-
ing LeNet and CDBNet. 
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Fig. 17. Normalized network latency for training the (a) LeNet and (b) CDBNet. 
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Fig. 18. Normalized network EDP for training the (a) LeNet and (b) CDBNet. 
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NoC-enabled single-chip heterogeneous computing plat-
form for energy-efficient acceleration of CNN training. By 
virtue of using single-hop wireless links, the proposed Wi-
HetNoC architecture achieves a much better GPU-L2 
throughput and a lower CPU-L2 communication latency, 
when compared to a highly-optimized mesh NoC. Thus, 
the proposed NoC architecture is able to efficiently fulfill 
the communication requirements of both CPU and GPU 
cores. For the considered CNN applications, WiHetNoC 
achieves 25% lower full system EDP with respect to the 
mesh and 15% lower full system EDP when compared to a 
fully wireline application-specific architecture.  
It should be noted that this full system EDP improve-
ment comes only from the network level innovation. The 
full system EDP will improve further when the WiHetNoC 
design is complemented with suitable core-level task and 
power management strategies, which will be the focus of 
our future investigation. 
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